

OGENFR

FADFR

RoHS Compliance

CAT93C46




FEATURES

- High speed operation: 2MHz
- 1.8V to 5.5V supply voltage range
- Selectable x8 or x16 memory organization
- Self-timed write cycle with auto-clear
- Software write protection
- Power-up inadvertant write protection
- Low power CMOS technology
- 1,000,000 Program/erase cycles
- 100 year data retention
- Industrial temperature ranges

DESCRIPTION

The CAT93C46 is a 1K-bit Serial EEPROM memory device which is configured as either 64 registers of 16 bits (ORG pin at V_{CC}) or 128 registers of 8 bits (ORG pin at GND). Each register can be written (or read) serially by using the DI (or DO) pin. The CAT93C46 features a self-timed internal write with auto-clear. On-chip Power-On Reset circuit protects the internal logic against powering up in the wrong state.



PIN FUNCTIONS

Pin Name	Function			
CS	Chip Select			
SK	Clock Input			
DI	Serial Data Input			
DO	Serial Data Output			
Vcc	Power Supply			
GND	Ground			
ORG	Memory Organization			
NC	No Connection			

Note: When the ORG pin is connected to VCC, the x16 organization is selected. When it is connected to ground, the x8 organization is selected. If the ORG pin is left unconnected, then an internal pullup device will select the x16 organization.





ABSOLUTE MAXIMUM RATINGS⁽¹⁾

Storage Temperature	-65°C to +150°C
Voltage on Any Pin with Respect to Ground ⁽²⁾	-0.5 V to +6.5 V

RELIABILITY CHARACTERISTICS⁽³⁾

Symbol	Parameter	Min	Units
N _{END} ⁽⁴⁾	Endurance	1,000,000	Program/ Erase Cycles
T _{DR}	Data Retention	100	Years

D.C. OPERATING CHARACTERISTICS

 V_{CC} = +1.8V to +5.5V, T_A=-40°C to +85°C, unless otherwise specified.

Symbol	Parameter	Test Conditions	Min	Мах	Units
I _{CC1}	Power Supply Current (Write)	$f_{SK} = 1MHz$ $V_{CC} = 5.0V$		1	mA
Icc2	Power Supply Current (Read)	$f_{SK} = 1MHz$ $V_{CC} = 5.0V$		500	μΑ
I _{SB1}	Power Supply Current (Stand <mark>by)</mark> (x8 Mode)	V _{IN} =GND or V _{CC} , CS =GND ORG=GND		2	μA
I _{SB2}	Power Supply Current (Standby) (x16Mode)	V _{IN} =GND or V _{CC} , CS =GND ORG=Float or V _{CC}	00	1	μA
lu	Input Leakage Current	V _{IN} = GND to V _{CC}		1	μA
ILO	Output Leakage Current	Vout = GND to V _{CC} , CS = GND	nV.		μΑ
V _{IL1}	Input Low Voltage	$4.5V \le V_{CC} < 5.5V$	-0.1	0.8	V
VIH1	Input High Voltage	4.5V ≤ V _{CC} < 5.5V	2	Vcc + 1	V
VIL2	Input Low Voltage	$1.8V \le V_{CC} < 4.5V$	0	V _{CC} x 0.2	V
V _{IH2}	Input High Voltage	$1.8V \le V_{CC} < 4.5V$	V _{CC} x 0.7	V _{CC} +1	V
Vol1	Output Low Voltage	$4.5V \le V_{CC} < 5.5V$ $I_{OL} = 2.1 \text{mA}$		0.4	V
V _{OH1}	Output High Voltage	$4.5V \le V_{CC} < 5.5V$ $I_{OH} = -400\mu A$	2.4		V
V _{OL2}	Output Low Voltage	$1.8V \le V_{CC} < 4.5V$ $I_{OL} = 1mA$		0.2	V
V _{OH2}	Output High Voltage	$1.8V \le V_{CC} < 4.5V$ $I_{OH} = -100\mu A$	V _{CC} - 0.2		V

Notes:

Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions outside of those listed in the operational sections of this specification is not implied. Exposure to any absolute maximum rating for extended periods may affect device performance and reliability.
The DC insufficient the values of the value of the value

(2) The DC input voltage on any pin should not be lower than -0.5V or higher than V_{CC} +0.5V. During transitions, the voltage on any pin may undershoot to no less than -1.5V or overshoot to no more than V_{CC} +1.5V, for periods of less than 20 ns.
(2) The DC input voltage on any pin should not be lower than V_{CC} +1.5V, for periods of less than 20 ns.

(3) These parameters are tested initially and after a design or process change that affects the parameter according to appropriate AEC-Q100 and JEDEC test methods.

(4) Block Mode, $V_{CC} = 5V$, $25^{\circ}C$



PIN CAPACITANCE

T_A=25°C, f=1MHz, V_{CC}=5V

Symbol	Test	Conditions	Min	Тур	Max	Units
C _{OUT} ⁽¹⁾	Output Capacitance (DO)	V _{OUT} =0V			5	pF
C _{IN} ⁽¹⁾	Input Capacitance (CS, SK, DI, ORG)	V _{IN} =0V			5	pF

A.C. CHARACTERISTICS⁽²⁾

 V_{CC} = +1.8V to +5.5V, T_A=-40°C to +85°C, unless otherwise specified.

arameter S Setup Time S Hold Time I Setup Time I Hold Time utput Delay to 1 utput Delay to 0	Min 50 0 100 100	Max 0.25	Units ns ns ns ns us
S Hold Time I Setup Time I Hold Time utput Delay to 1	0		ns ns ns
I Setup Time I Hold Time utput Delay to 1	100		ns
I Hold Time utput Delay to 1			ns
utput Delay to 1	100		_
			μs
utput Delay to 0		0.05	
		0.25	μs
utput De <mark>lay</mark> to High-Z		100	ns
rogram/Erase Pulse Width		5	ms
inimum CS Low Time	0.25	. \	μs
inimum SK High Time	0.25		μs
in <mark>imum</mark> SK Low Time	0.25		μs
u <mark>tput Delay</mark> to Status Valid	up Co.	0.25	μs
aximum Clock Frequency	DC	2000	kHz
r i i	ogram/Erase Pulse Width nimum CS Low Time nimum SK High Time nimum SK Low Time utput Delay to Status Valid	ogram/Erase Pulse Width nimum CS Low Time 0.25 nimum SK High Time 0.25 nimum SK Low Time 0.25 utput Delay to Status Valid	ogram/Erase Pulse Width5nimum CS Low Time0.25nimum SK High Time0.25nimum SK Low Time0.25utput Delay to Status Valid0.25

POWER-UP TIMING (1)(3)

Symbol	Parameter	Мах	Units
t _{PUR}	Power-up to Read Operation	1	ms
t _{PUW}	Power-up to Write Operation	1	ms

NOTES:

(1) These parameters are tested initially and after a design or process change that affects the parameter according to appropriate AEC-Q100 and JEDEC test methods.

(2) Test conditions according to "AC Test Conditions" table.

(3) tPUR and tPUW are the delays required from the time V_{CC} is stable until the specified operation can be initiated.

A.C. TEST CONDITIONS

Input Rise and Fall Times	≤ 50ns		
Input Pulse Voltages	0.4V to 2.4V	$4.5V \le V_{CC} \le 5.5V$	
Timing Reference Voltages	0.8V, 2.0V	$4.5V \le V_{CC} \le 5.5V$	
Input Pulse Voltages	0.2V _{CC} to 0.7V _{CC}	$1.8V \le V_{CC} \le 4.5V$	
Timing Reference Voltages	0.5V _{CC}	$1.8V \le V_{CC} \le 4.5V$	
Output Load	Current Source I _{OLmax} /I _{OHmax} ; C _L =100pF		

DEVICE OPERATION

The CAT93C46 is a 1024-bit nonvolatile memory intended for use with industry standard microprocessors. The CAT93C46 can be organized as either registers of 16 bits or 8 bits. When organized as X16, seven 9-bit instructions control the reading, writing and erase operations of the device. When organized as X8, seven 10-bit instructions control the reading, writing and erase operations of the device. The CAT93C46 operates on a single power supply and will generate on chip the high voltage required during any write operation.

Instructions, addresses, and write data are clocked into the DI pin on the rising edge of the clock (SK). The DO pin is normally in a high impedance state except when reading data from the device, or when checking the ready/busy status during a write operation. The serial communication protocol follows the timing shown in Figure 1.

The ready/busy status can be determined after the start of internal write cycle by selecting the device (CS high) and polling the DO pin; DO low indicates that the write operation is not completed, while DO high indicates that the device is ready for the next instruction. If necessary, the DO pin may be placed back into a high impedance state during chip select by shifting a dummy "1" into the DI pin. The DO pin will enter the high impedance state on the rising edge of the clock (SK). Placing the DO pin into the high impedance state is recommended in applications where the DI pin and the DO pin are to be tied together to form a common DI/O pin. The Ready/Busy flag can be disabled only in Ready state; no change is allowed in Busy state.

The format for all instructions sent to the device is a logical "1" start bit, a 2-bit (or 4-bit) opcode, 6-bit address (an additional bit when organized X8) and for write operations a 16-bit data field (8-bit for X8 organization).

Read

Upon receiving a READ command (Figure 2) and an address (clocked into the DI pin), the DO pin of the CAT93C46 will come out of the high impedance state and, after sending an initial dummy zero bit, will begin shifting out the data addressed (MSB first). The output data bits will toggle on the rising edge of the SK clock and are stable after the specified time delay (t_{PD0} or t_{PD1}).

Erase/Write Enable and Disable


The CAT93C46 powers up in the write disable state. Any writing after power-up or after an EWDS (write disable) instruction must first be preceded by the EWEN (write enable) instruction. Once the write instruction is enabled, it will remain enabled until power to the device is removed, or the EWDS instruction is sent. The EWDS instruction can be used to disable all CAT93C46 write and erase instructions, and will prevent any accidental writing or clearing of the device. Data can be read normally from the device regardless of the write enable/disable status. The EWEN and EWDS instructions timing is shown in Figure 3.

			Address		Data		
Instruction	Start Bit	Opcode	x8	x16	x8	x16	Comments
READ	1	10	A6-A0	A5-A0			Read Address AN– A0
ERASE	1	11	A6-A0	A5-A0			Clear Address AN– A0
WRITE	1	01	A6-A0	A5-A0	D7-D0	D15-D0	Write Address AN– A0
EWEN	1	00	11XXXXX	11XXXX			Write Enable
EWDS	1	00	00XXXXX	00XXXX			Write Disable
ERAL	1	00	10XXXXX	10XXXX			Clear All Addresses
WRAL	1	00	01XXXXX	01XXXX	D7-D0	D15-D0	Write All Addresses


INSTRUCTION SET



Figure 1. Sychronous Data Timing









Write

After receiving a WRITE command (Figure 4), address and the data, the CS (Chip Select) pin must be deselected for a minimum of t_{CSMIN} . The falling edge of CS will start the self clocking for auto-clear and data store cycles on the memory location specified in the instruction. The clocking of the SK pin is not necessary after the device has entered the self clocking mode. The ready/busy status of the CAT93C46 can be determined by selecting the device and polling the DO pin. Since this device features Auto-Clear before write, it is NOT necessary to erase a memory location before it is written into.

Erase

Upon receiving an ERASE command and address, the CS (Chip Select) pin must be deasserted for a minimum of t_{CSMIN} (Figure 5). The falling edge of CS will start the self clocking clear cycle of the selected memory location. The clocking of the SK pin is not necessary after the device has entered the self clocking mode. The ready/ busy status of the CAT93C46 can be determined by selecting the device and polling the DO pin. Once cleared, the content of a cleared location returns to a logical "1" state.

Erase All

Upon receiving an ERAL command (Figure 6), the CS (Chip Select) pin must be deselected for a minimum of t_{CSMIN}. The falling edge of CS will start the self clocking clear cycle of all memory locations in the device. The clocking of the SK pin is not necessary after the device has entered the self clocking mode. The ready/busy status of the CAT93C46 can be determined by selecting the device and polling the DO pin. Once cleared, the contents of all memory bits return to a logical "1" state.

Write All

Upon receiving a WRAL command and data, the CS (Chip Select) pin must be deselected for a minimum of t_{CSMIN} (Figure 7). The falling edge of CS will start the self clocking data write to all memory locations in the device. The clocking of the SK pin is not necessary after the device has entered the self clocking mode. The ready/ busy status of the CAT93C46 can be determined by selecting the device and polling the DO pin. It is not necessary for all memory locations to be cleared before the WRAL command is executed.









Figure 5. Erase Instruction Timing



8-LEAD 300 MIL PLASTIC DIP (L)





SYMBOL	MIN	NOM	MAX		
А			4.57		
A1	0.38				
A2	3.05		3.81		
b	0.36	0.46	0.56		
b2	1.14		1.77		
D	9.02		10.16		
E	7.62	7.87	8.25		
E1	6.09	6.35	7.11		
е	2.54 BSC				
eB	7.87		9.65		
L	0.115	0.130	0.150		


For current Tape and Reel information, download the PDF file from: http://www.catsemi.com/documents/tapeandreel.pdf.


Notes:

The second s

- 1. All dimensions are in millimeters.
- 2. Complies with JEDEC Standard MS001.
- 3. Dimensioning and tolerancing per ANSI Y14.5M-1982

8-LEAD 150 MIL SOIC (V, W)





For current Tape and Reel information, download the PDF file from: http://www.catsemi.com/documents/tapeandreel.pdf.


Notes:


1. All dimensions are in millimeters.

2. Complies with JEDEC specification MS-012.

С

8-LEAD 208 MIL SOIC (X)





SYMBOL	MIN	NOM	MAX		
A1	0.05		0.25		
A			2.03		
b	0.36		0.48		
С	0.19		0.25		
D	5 <mark>.13</mark>		5.33		
E	7.75		8.26		
E1	5.13		5.38		
е	1.27 BSC				
L	0.51		0.76		
θ1	0°		8°		

For current Tape and Reel information, download the PDF file from: http://www.catsemi.com/documents/tapeandreel.pdf.


θ

Notes:

- 1. All dimensions are in millimeters.
- 2. Complies with EIAJ specification EDR-7320.
- 3. D does not include mold flash, protrusions or gate burrs. Mold flash, protrusions and gate burrs shall not exceed 0.06in per side.
- 4. E1 does not include inter-lead flash or protrusions. Inter-lead flash and protrusions shall not exceed 0.010in per side.
- 5. Lead span/stand off height/coplanarity are considered as special characteristic (A1).



8-LEAD TSSOP (Y)



SYMBOL	MIN	NOM	MAX		
A			1.20		
A1	0.05		0.15		
A2	0.80	0.90	1.05		
b	0.19		0.30		
с	0.09		0.20		
D	2.90	3.00	3.10		
E	6.30	6.4	6.50		
E1	4.30	4.40	4.50		
е	0.65 BSC				
L	0.50	0.60	0.75		
θ1	0.00		8.00		

For current Tape and Reel information, download the PDF file from: http://www.catsemi.com/documents/tapeandreel.pdf.


Notes:

1. All dimensions are in millimeters.

2. Complies with JEDEC Standard MO-153



8-PAD TDFN 2X3 PACKAGE (VP2)




For current Tape and Reel information, download the PDF file from: http://www.catsemi.com/documents/tapeandreel.pdf.

Notes:

- 1. All dimensions are in millimeters.
- 2. Complies with JEDEC specification MO-229.



EXAMPLE OF ORDERING INFORMATION



- (4) The SOIC, EIAJ (X) package is available in reels of 2000 pcs/reel (i.e. CAT93C46XI-T2). All other packages are offered in reels of 3000 pcs/reel.
- (5) For additional package and temperature options, please contact your nearest Catalyst Semiconductor Sales office.



REVISION HISTORY

Date	Revision	Comments
12/01/05	A	Initial Issue
12/08/05	В	Update D.C Operating Characteristics
02/22/06	С	Update Pin Configuration Update A.C. Charateristics, Die Rev N Update Package Dimensions Update Ordering Information Update Package Marking
05/24/06	D	Update Pin Configuration Update Pin Functions Update D.C. Operating Charateristics Update A.C. Charateristics Update Device Operation Update Package Marking Remove Tape and Reel Update Example of Package Information
08/01/06	-	Update D.C. Operating Charateristics UpdateTest Condition for Pin Capacitance Update A.C. Charateristics Update Device Operation Add 8 Lead 208 mil SOIC (X) Package Update Package Marking Update Example of Package Information
02/08/07	26	Update D.C. Operating Characteristics Update A.C. Characteristics Update Figures 5 and 6 Remove Package Marking

Electronics Group Co., Ltd.

Copyrights, Trademarks and Patents

Trademarks and registered trademarks of Catalyst Semiconductor include each of the following:

AE2 [™], Beyond Memory [™], DPP [™], EZDim [™], MiniPot[™] and Quad-Mode [™]

Catalyst Semiconductor has been issued U.S. and foreign patents and has patent applications pending that protect its products.

CATALYST SEMICONDUCTOR MAKES NO WARRANTY, REPRESENTATION OR GUARANTEE, EXPRESS OR IMPLIED, REGARDING THE SUITABILITY OF ITS PRODUCTS FOR ANY PARTICULAR PURPOSE, NOR THAT THE USE OF ITS PRODUCTS WILL NOT INFRINGE ITS INTELLECTUAL PROPERTY RIGHTS OR THE RIGHTS OF THIRD PARTIES WITH RESPECT TO ANY PARTICULAR USE OR APPLICATION AND SPECIFICALLY DISCLAIMS ANY AND ALL LIABILITY ARISING OUT OF ANY SUCH USE OR APPLICATION, INCLUDING BUT NOT LIMITED TO, CONSEQUENTIAL OR INCIDENTAL DAMAGES.

Catalyst Semiconductor products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the Catalyst Semiconductor product could create a situation where personal injury or death may occur.

Catalyst Semiconductor reserves the right to make changes to or discontinue any product or service described herein without notice. Products with data sheets labeled "Advance Information" or "Preliminary" and other products described herein may not be in production or offered for sale.

Catalyst Semiconductor advises customers to obtain the current version of the relevant product information before placing orders. Circuit diagrams illustrate typical semiconductor applications and may not be complete.



Catalyst Semiconductor, Inc. Corporate Headquarters 2975 Stender Way Santa Clara, CA 95054 Phone: 408.542.1000 Fax: 408.542.1200 www.catsemi.com

Publication #: 1106 Revison: E Issue date: 02/08/07