

5472/7472 AND-Gated J-K Master-Slave Flip-Flop with Preset and Clear

	Schottky TTL				High-Speed TTL				Low-Power Schottky TTL				Standard TTL				Low-Power TTL				
	Device Type		Package		Device Type		Package		Device Type		Package		Device Type		Package		Device Type		Package		
	C	P	M	CF	C	P	M	CF	C	P	M	CF	C	P	M	CF	C	P	M	CF	
T.I.					SN54H72	J①		W②					SN5472	J①		W②	SN74L72	J①		N①	T②
FAIRCHILD					SN74H72	J①	N①						SN7472	J①	N①		SN54L72	J①	N①	T②	
MOTOROLA					FM54H72/FM9H72	D①		F②					FM5472/FM9N72	D①		F②					
N.S.C.					FC74H72/FC9H72	D①	P①	F②					FC7472/FC9N72	D①	P①	F②					
PHILIPS					MC3155	L①		F①					MC5472	L①		F②					
SIGNETICS					MC3655	L①	P①	F①					MC7472	L①	①	F②					
SIEMENS					DM54H72	J①	N①						DM5472	J①	N①	W②	DM54L72	J①	N①	F②	
FUJITSU					DM74H72	J①	N①						DM7472	J①	N①		DM74L72	J①	N①	F②	
HITACHI					GJJ111/74H72		①						FJJ111/7472		①						
MITSUBISHI					S54H72	F①	A①	W②					S5472	F①	A①	W②					
NEC					N74H72	F①	A①						N7472	F①	A①						
TOSHIBA													FLJ111		①						
					MB609	①	MC						MB407	①	MC						
													HD7472/HD2529	①	P①						
													M5321/M5372		P①						
													μPB212	D①	C①						
													TD3472A		P①						

**Electrical Characteristics SN5472/SN7472**

absolute maximum ratings over operating free-air temperature range

Supply voltage, V <sub>CC</sub>	1V	Operating free-air temperature range	-55°C to 125°C
Input voltage	5.5V	Storage temperature range	-65°C to 150°C

recommended operating conditions


	SN5472			SN7472			UNIT
	MIN	NOM	MAX	MIN	NOM	MAX	
Supply voltage, V <sub>CC</sub>	4.5	5	5.5	4.75	5	5.25	V
High-level output current, I <sub>OH</sub>			-400			-400	μA
Low-level output current, I <sub>OL</sub>			16			16	mA
Pulse width, t <sub>w</sub>	Clock high	20		20			ns
	Clock low	47		47			
	Preset or clear low	25		25			
Input setup time, t <sub>su</sub>	0.7‡			0.7‡			ns
Input hold time, t <sub>hd</sub>	5.1‡			5.1‡			ns
Operating free-air temperature, T <sub>A</sub>	-55		125	0		70	°C

**electrical characteristics over recommended operating free-air temperature range**

PARAMETER*	TEST CONDITIONS†	MIN	TYP‡	MAX	UNIT
V <sub>IH</sub>	High-level input voltage		2		V
V <sub>IL</sub>	Low-level input voltage			0.8	V
V <sub>I</sub>	Input clamp voltage	V <sub>CC</sub> ≈ MIN, I <sub>I</sub> = -12mA		-1.5	V
V <sub>OH</sub>	High-level output voltage	V <sub>CC</sub> = MIN, V <sub>IH</sub> = 2V, V <sub>IL</sub> = 0.8V, I <sub>OH</sub> = MAX	2.4	3.4	V
V <sub>OL</sub>	Low-level output voltage	V <sub>CC</sub> = MIN, V <sub>IH</sub> = 2V, V <sub>IL</sub> = 0.8V, I <sub>OL</sub> = 16mA	0.2	0.4	V
I <sub>I</sub>	Input current at maximum input voltage	V <sub>CC</sub> = MAX, V <sub>I</sub> = 5.5V		1	mA
I <sub>IH</sub>	High-level input current	D, J, K, or K Clear		40	μA
		Preset	V <sub>CC</sub> = MAX, V <sub>I</sub> = 2.4V	80	
		Clock		80	
		Clock		80	
I <sub>IL</sub>	Low-level input current	D, J, K, or K Clear		-1.6	mA
		Preset	V <sub>CC</sub> = MAX, V <sub>I</sub> = 0.4V	-3.2	
		Clock		-3.2	
		Clock		-3.2	
I <sub>OS</sub>	Short-circuit output current	Series 54		-20	mA
		Series 74		-18	
I <sub>CC</sub>	Supply current (Average per flip-flop)	V <sub>CC</sub> = MAX, See Note 1	10	20	mA
f <sub>max</sub>	maximum clock frequency		15	20	MHz
t <sub>PLH</sub>	from Preset to output Q (as applicable)		16	25	ns
t <sub>PHL</sub>	from Preset to output Q (as applicable)	V <sub>CC</sub> = 5V, T <sub>A</sub> = 25°C, C <sub>L</sub> = 15pF, R <sub>L</sub> = 400Ω	25	40	ns
t <sub>PLH</sub>	from Clear to output Q (as applicable)		16	25	ns
t <sub>PHL</sub>	from Clear to output Q (as applicable)		25	40	ns
t <sub>PLH</sub>	from Clock to output Q or Q̄		16	25	ns
t <sub>PHL</sub>	from Clock to output Q or Q̄		25	40	ns

†For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.  
 ‡All typical values are at V<sub>CC</sub> = 5V, T<sub>A</sub> = 25°C.  
 \*Not more than one output should be shorted at a time.  
 †t<sub>PLH</sub> = propagation delay time, low-to-high-level output;  
 †t<sub>PHL</sub> = propagation delay time, high-to-low-level output.  
 †The arrow indicates the edge of the clock pulse used for reference: † for the rising edge, ‡ for the falling edge.

Pin Assignments (Top View)




Function Table

'72, '72L, 'L71 (See Note 2)

PRESET		CLEAR		CLOCK		J		K		Q		Q̄	
L	H	X	X	X	X	H	L	X	X	H	L	X	X
H	L	X	X	X	X	L	H	X	X	L	H	X	X
L	L	X	X	X	X	L	H	X	X	L	H	X	X
H	H	L	L	L	L	L	H	L	L	L	H	L	L
H	H	L	L	L	L	H	H	L	L	H	H	L	L
H	H	L	L	L	L	H	H	H	H	H	H	H	H

positive logic: 1=J1-J2-J3, K1-K2-K3

Functional Block Diagrams



- NOTES:
- with all outputs open, I<sub>CC</sub> is measured with the Q and Q̄ outputs high in turn. At the time of measurement, the clock input is grounded.
  - H = high level (steady state), L = low level (state), X = irrelevant  
 † = high-level pulse; data inputs should be held constant while clock is high; data is transferred to output on the falling edge of the pulse.  
 Q<sub>0</sub> = the level of Q before the indicated input conditions were established.  
 TOGGLE: Each output changes to the complement of its previous level on each active transition (pulse) of the clock.  
 \* This configuration is nonstable; that is, it preists when preset and clear inputs return to their inactive (high) level.