

HD6303X, HD63A03X, HD63B03X CMOS MPU (Micro Processing Unit)

The HD6303X is a CMOS 8-bit micro processing unit (MPU) which includes a CPU compatible with the HD6301V1, 192 bytes of RAM, 24 parallel I/O pins, a Serial Communication Interface (SCI) and two timers on chip.


■ FEATURES

- Instruction Set Compatible with the HD6301V1
 - 192 Bytes of RAM
 - 24 Parallel I/O Pins
 - 16 I/O Pins-Port 2, 6
 - 8 Input Pins-Port 5
 - Darlington Transistor Drive (Port 2, 6)
 - 16-Bit Programmable Timer
 - Input Capture Register x 1
 - Free Running Counter x 1
 - Output Compare Register x 2
 - 8-Bit Reloadable Timer
 - External Event Counter Square Wave Generation
 - Serial Communication Interface
 - Memory Ready
 - Halt
 - Error-Detection (Address Trap, Op-Code Trap)
 - Interrupts . . . 3 External, 7 Internal
 - Up to 65k Bytes Address Space
 - Low Power Dissipation Mode
 - Sleep Mode
 - Standby Mode
 - Minimum Instruction Execution Time -0.5 μ s (f = 2.0 MHz)
 - Wide Range of Operation
 - V_{CC} = 3 ~ 6V (f = 0.1 ~ 0.5 MHz).
- V_{CC} = 5V \pm 10% $\left\{ \begin{array}{l} f = 0.1 \sim 1.0 \text{ MHz; HD6303X} \\ f = 0.1 \sim 1.5 \text{ MHz; HD63A03X} \\ f = 0.1 \sim 2.0 \text{ MHz; HD63B03X} \end{array} \right.$

■ PROGRAM DEVELOPMENT SUPPORT TOOLS


- Cross assembler and C compiler software for IBM PCs and compatibles
- In circuit emulator for use with IBM PCs and compatibles

HD6303XP, HD63A03XP,
HD63B03XP




(DP-64S)

HD6303XF, HD63A03XF,
HD63B03XF



(FP-80)

HD6303XCP, HD63A03XCP,
HD63B03XCP




(CP-68)




● PIN ARRANGEMENT

● HD6303XP, HD63A03XP, HD63B03XP

● HD6303XF, HD63A03XF, HD63B03XF




(Top View)



(Top View)

● HD6303XCP, HD63A03XCP, HD63B03XCP




(Top View)



HD6303X, HD63A03X, HD63B03X

■ BLOCK DIAGRAM



■ ABSOLUTE MAXIMUM RATINGS

Item	Symbol	Value	Unit
Supply Voltage	V_{CC}	-0.3 ~ +7.0	V
Input Voltage	V_{in}	-0.3 ~ $V_{CC}+0.3$	V
Operating Temperature	T_{opr}	0 ~ +70	°C
Storage Temperature	T_{stg}	-55 ~ +150	°C

(NOTE) This product has protection circuits in input terminal from high static electricity voltage and high electric field. But be careful not to apply overvoltage more than maximum ratings to these high input impedance protection circuits. To assure the normal operation, we recommend V_{in} , V_{out} : $V_{SS} \leq (V_{in} \text{ or } V_{out}) \leq V_{CC}$.

■ ELECTRICAL CHARACTERISTICS

● DC CHARACTERISTICS ($V_{CC} = 5.0V \pm 10\%$, $V_{SS} = 0V$, $T_a = 0 \sim +70^\circ C$, unless otherwise noted.)

Item	Symbol	Test Condition	min	typ	max	Unit
Input "High" Voltage	V_{IH}		$V_{CC}-0.5$	-	$V_{CC}+0.3$	V
			$V_{CC} \times 0.7$	-		
			2.0	-		
Input "Low" Voltage	V_{IL}		-0.3	-	0.8	V
Input Leakage Current	I_{in}	$V_{in} = 0.5 \sim V_{CC}-0.5V$	-	-	1.0	μA
Three State (off-state) Leakage Current	$ I_{TSI} $	$V_{in} = 0.5 \sim V_{CC}-0.5V$	-	-	1.0	μA
Output "High" Voltage	All Outputs		$I_{OH} = -200\mu A$	2.4	-	V
			$I_{OH} = -10\mu A$	$V_{CC}-0.7$	-	V
Output "Low" Voltage	All Outputs		$I_{OL} = 1.6mA$	-	0.4	V
Darlington Drive Current	Ports 2, 6	$V_{out} = 1.5V$	1.0	-	10.0	mA
Input Capacitance	All Inputs	$V_{in} = 0V$, $f = 1MHz$, $T_a = 25^\circ C$	-	-	12.5	pF
Standby Current	Non Operation			3.0	15.0	μA
			Sleeping ($f = 1MHz^{**}$)	1.5	3.0	mA
Current Dissipation*			Sleeping ($f = 1.5MHz^{**}$)	2.3	4.5	mA
			Sleeping ($f = 2MHz^{**}$)	3.0	6.0	mA
			Operating ($f = 1MHz^{**}$)	7.0	10.0	mA
			Operating ($f = 1.5MHz^{**}$)	10.5	15.0	mA
			Operating ($f = 2MHz^{**}$)	14.0	20.0	mA
RAM Standby Voltage	V_{RAM}		2.0	-	-	V

* $V_{IH} \text{ min} = V_{CC} - 1.0V$, $V_{IL} \text{ max} = 0.8V$. All output terminals are at no load.

** Current Dissipation of the operating or sleeping condition is proportional to the operating frequency. So the typ. or max. values about Current Dissipations at x MHz operation are decided according to the following formula:

typ. value ($f = x \text{ MHz}$) = typ. value ($f = 1MHz$) $\times x$
 max. value ($f = x \text{ MHz}$) = max. value ($f = 1MHz$) $\times x$
 (both the sleeping and operating)

2

HD6303X, HD63A03X, HD63B03X

• AC CHARACTERISTICS ($V_{CC} = 5.0V \pm 10\%$, $V_{SS} = 0V$, $T_a = 0 \sim +70^\circ C$, unless otherwise noted.)

BUS TIMING

Item	Symbol	Test Condition	HD6303X			HD63A03X			HD63B03X			Unit	
			min	typ	max	min	typ	max	min	typ	max		
Cycle Time	t_{cyc}	Fig. 1	1	—	10	0.666	—	10	0.5	—	10	μs	
Enable Rise Time	t_{Er}		—	—	25	—	—	25	—	—	25	ns	
Enable Fall Time	t_{Ef}		—	—	25	—	—	25	—	—	25	ns	
Enable Pulse Width "High" Level*	PW_{EH}		450	—	—	300	—	—	220	—	—	ns	
Enable Pulse Width "Low" Level*	PW_{EL}		450	—	—	300	—	—	220	—	—	ns	
Address, R/W Delay Time*	t_{AD}		—	—	250	—	—	190	—	—	160	ns	
Data Delay Time	Write		t_{DDW}	—	—	200	—	—	160	—	—	120	ns
Data Set-up Time	Read		t_{DSR}	80	—	—	70	—	—	70	—	—	ns
Address, R/W Hold Time*	t_{AH}		80	—	—	50	—	—	35	—	—	ns	
Data Hold Time	Write*		t_{HW}	80	—	—	50	—	—	40	—	—	ns
	Read		t_{HR}	0	—	—	0	—	—	0	—	—	ns
RD, WR Pulse Width*	PW_{RW}		450	—	—	300	—	—	220	—	—	ns	
RD, WR Delay Time	t_{RWD}		—	—	40	—	—	40	—	—	40	ns	
RD, WR Hold Time	t_{HRW}		—	—	30	—	—	30	—	—	25	ns	
LIR Delay Time	t_{DLR}		—	—	200	—	—	160	—	—	120	ns	
LIR Hold Time	t_{HLR}		10	—	—	10	—	—	10	—	—	ns	
MR Set-up Time*	t_{SMR}		400	—	—	280	—	—	230	—	—	ns	
MR Hold Time*	t_{HMR}		—	—	90	—	—	40	—	—	0	ns	
E Clock Pulse Width at MR	PW_{EMR}		—	—	9	—	—	9	—	—	9	μs	
Processor Control Set-up Time	t_{PCS}	Fig. 3, 10, 11	200	—	—	200	—	—	200	—	—	ns	
Processor Control Rise Time	t_{PCR}	Fig. 2, 3	—	—	100	—	—	100	—	—	100	ns	
Processor Control Fall Time	t_{PCF}	Fig. 3	—	—	100	—	—	100	—	—	100	ns	
BA Delay Time	t_{BA}	Fig. 3	—	—	250	—	—	190	—	—	160	ns	
Oscillator Stabilization Time	t_{RC}	Fig. 11	20	—	—	20	—	—	20	—	—	ms	
Reset Pulse Width	PW_{RST}		3	—	—	3	—	—	3	—	—	t_{cyc}	

* These timings change in approximate proportion to t_{cyc} . The figures in this characteristics represent those when t_{cyc} is minimum (= in the highest speed operation).

PERIPHERAL PORT TIMING

Item	Symbol	Test Condition	HD6303X			HD63A03X			HD63B03X			Unit	
			min	typ	max	min	typ	max	min	typ	max		
Peripheral Data Set-up Time	Ports 2, 5, 6	t_{PDSU}	Fig. 5	200	—	—	200	—	—	200	—	—	ns
Peripheral Data Hold Time	Ports 2, 5, 6	t_{PDH}	Fig. 5	200	—	—	200	—	—	200	—	—	ns
Delay Time (Enable Negative Transition to Peripheral Data Valid)	Ports 2, 6	t_{PWD}	Fig. 6	—	—	300	—	—	300	—	—	300	ns

