8192-word × 8-bit Electrically Erasable and Programmable CMOS ROM



ADE-203-374A (Z) Rev. 1.0 Apr. 12, 1995

### **Description**

The Hitachi HN58C65 is a electrically erasable and programmable ROM organized as 8192-word × 8-bit. It realizes high speed, low power consumption, and a high level of reliability, employing advanced MNOS memory technology and CMOS process and circuitry technology. It also has a 32-byte page programming function to make its erase and write operations faster.

#### **Features**


- Single 5 V Supply
- On chip latches: address, data,  $\overline{\text{CE}}$ ,  $\overline{\text{OE}}$ ,  $\overline{\text{WE}}$
- Automatic byte write: 10 ms max
- Automatic page write (32 byte): 10 ms max
- Fast access time: 250 ns max
- Low power dissipation: 20 mW/MHz typ (Active)
  - 2.0 mW typ (Standby)
- Data polling and Ready/Busy
- Data protection circuity on power on/power off
- Conforms to JEDEC byte-wide standard
- Reliable CMOS with MNOS cell technology
- 10<sup>5</sup> erase/write cycles (in page mode)
- 10 year data retention

#### **Ordering Information**


Type No.	Access Time	Package
HN58C65P-25	250 ns	600 mil 28 pin plastic DIP (DP-28)
HN58C65FP-25	250 ns	28 pin plastic SOP <sup>™</sup> (FP-28D/DA)

Note: 1. T is added to the end of the type no. for a SOP of 3.0 mm (max) thickness.

#### **Pin Arrangement**



### **Block Diagram**



### **Mode Selection**

Pin Mode	CE	OE	WE	RDY/Busy	I/O
Read	V <sub>IL</sub>	$V_{IL}$	$V_{IH}$	High-Z	Dout
Standby	V <sub>IH</sub>	X*1	Х	High-Z	High-Z
Write	V <sub>IL</sub>	$V_{IH}$	$V_{IL}$	High-Z to V <sub>OL</sub>	Din
Deselect	V <sub>IL</sub>	V <sub>IH</sub>	V <sub>IH</sub>	High-Z	High-Z
Write inhibit	Χ	Х	V <sub>IH</sub>		
	X	$V_{IL}$	X	High-Z	_
Data polling	V <sub>IL</sub>	V <sub>IL</sub>	$V_{IH}$	V <sub>OL</sub>	Data out (I/O7)

Note: 1. X = Don't care

## **Absolute Maximum Ratings**

Parameter	Symbol	Value	Unit	
Supply voltage*1	V <sub>cc</sub>	-0.6 to +7.0	V	
Input voltage*1	Vin	-0.5 <sup>*2</sup> to +7.0	V	
Operating temperature range*3	Topr	0 to +70	°C	
Storage temperature range	Tstg	-55 to +125	°C	

Notes: 1. With respect to V<sub>ss</sub>

2. -3.0 V for pulse width  $\leq 50 \text{ ns}$ .

3. Including electrical characteristics and data retention.

## **Recommended DC Operating Conditions**

Parameter	Symbol	Min	Тур	Max	Unit
Supply voltage	V <sub>cc</sub>	4.5	5.0	5.5	V
Input voltage	$V_{IL}$	-0.3		0.8	V
	V <sub>IH</sub>	2.2	afili.	V <sub>cc</sub> + 1	V
Operating temperature	Topr	0		70	°C
The second secon		The Park of the Park			

# DC Characteristics (Ta = 0 to +70°C, $V_{CC}$ = 5 V $\pm$ 10%)

Parameter	Symbol	Min	Тур	Max	Unit	<b>Test Conditions</b>
Input leakage current	I <sub>u</sub>	_	_	2	μΑ	V <sub>CC</sub> = 5.5 V Vin = 5.5 V
Output leakage current	I <sub>LO</sub>	_	_	2	μΑ	$V_{cc} = 5.5 \text{ V}$ Vout = 5.5/0.4 V
V <sub>cc</sub> current (Standby)	I <sub>CC1</sub>	_	_	1	mA	$\overline{\text{CE}} = V_{\text{IH}}, \ \overline{\text{CE}} = V_{\text{CC}}$
V <sub>cc</sub> current (Active)	I <sub>CC2</sub>	_	_	8	mA	lout = 0 mA Duty = 100% Cycle = 1 µs at V <sub>cc</sub> = 5.5 V
		_	_	25	mA	lout = 0 mA Duty = 100% Cycle = 250 ns at V <sub>cc</sub> = 5.5 V
Input low voltage	V <sub>IL</sub>	-0.3 <sup>*1</sup>	_	0.8	V	
Input high voltage	V <sub>IH</sub>	2.2	_	V <sub>cc</sub> + 1	V	
Output low voltage	V <sub>OL</sub>	-	777	0.4	_V	I <sub>oL</sub> = 2.1 mA
Output high voltage	V <sub>OH</sub>	2.4	141		V	I <sub>OH</sub> = -400 μA

Note: 1. -1.0 V for pulse width  $\leq 50$  ns

## Electronics Group Co.,Ltd

### Capacitance ( $Ta = 25^{\circ}C$ , f = 1 MHz)

Parameter Parameter	Symbol	Min	Тур	Max	Unit	Test Conditions
Input capacitance*1	Cin	_	_	6	pF	<b>V</b> in = 0 V
Output capacitance*1	Cout	_	_	12	pF	Vout = 0 V

Note: 1. This parameter is periodically sampled and not 100% tested.

AC Characteristics (Ta = 0 to +70°C,  $V_{CC}$  = 5 V  $\pm$  10%)

#### **Test Conditions**

Input pulse levels: 0.4 V to 2.4 V
Input rise and fall time: ≤ 20 ns
Output load: 1TTL gate + 100 pF


• Reference levels for measuring timing: 0.8 V and 2 V

## Read Cycle

Parameter	Symbol	Min	Max	Unit	Test Conditions
Address to output delay	t <sub>ACC</sub>	_	250	ns	$\overline{CE} = \overline{OE} = V_{IL}, \overline{WE} = V_{IH}$
CE to output delay	t <sub>CE</sub>	_	250	ns	$\overline{OE} = V_{IL},  \overline{WE} = V_{IH}$
OE to output delay	t <sub>OE</sub>	10	100	ns	$\overline{CE} = V_{IL},  \overline{WE} = V_{IH}$
Address to output hold	t <sub>OH</sub>	0	_	ns	$\overline{CE} = \overline{OE} = V_{IL},  \overline{WE} = V_{IH}$
OE, CE high to output float*1	t <sub>DF</sub>	0	90	ns	$\overline{CE} = V_{IL},  \overline{WE} = V_{IH}$

Note: 1. t<sub>DF</sub> is defined at which the outputs archieve the open circuit conditions and are no longer driven.

#### **Read Timing Waveform**




### Write Cycle

Parameter	Symbol	Min <sup>*1</sup>	Тур	Max	Unit	<b>Test Conditions</b>
Address setup time	t <sub>AS</sub>	0	_	_	ns	
Address hold time	t <sub>AH</sub>	150		_	ns	
CE to write setup time (WE controlled)	t <sub>cs</sub>	0			ns	
CE hold time (WE controlled)	t <sub>CH</sub>	0	_	_	ns	
WE to write setup time (CE controlled)	t <sub>ws</sub>	0		_	ns	
WE hold time (CE controlled)	t <sub>WH</sub>	0	_	_	ns	
OE to write setup time	t <sub>OES</sub>	0	_	_	ns	
OE hold time	t <sub>OEH</sub>	0	_	_	ns	
Data setup time	t <sub>DS</sub>	100			ns	
Data hold time	t <sub>DH</sub>	20		_	ns	
WE pulse width (WE controlled)	t <sub>WP</sub>	200	_	_	ns	
CE pulse width (CE controlled)	t <sub>cw</sub>	200	_	_	ns	
Data latch time	t <sub>DL</sub>	100			ns	
Byte lode cycle	t <sub>BLC</sub>	0.30	30	30	μs	7
Byte lode window	t <sub>BL</sub>	100		-1/	μs	
Write cycle time	t <sub>wc</sub>	Tr.		10 <sup>*2</sup>	ms	
Time to devce busy	t <sub>DB</sub>	120	VTI IN	Co	ns	d
Write start time	t <sub>DW</sub>	150	711		ns	


Notes: 1. Use this device in longer cycle than this value.

<sup>2.</sup>  $t_{\text{wc}}$  must be longer than this value unless polling technique is used. This device automatically completes the internal write operation within this value.


### Byte Write Timing Waveform (1) ( $\overline{\text{WE}}$ Controlled)




### **Byte Write Timing Waveform (2)** ( $\overline{\text{CE}}$ Controlled)




### Page Write Timing Waveform (1) ( $\overline{\text{WE}}$ Controlled)



### Page Write Timing Waveform (2) ( $\overline{\text{CE}}$ Controlled)



#### **Data Polling Timing Waveform**



#### **Functional Description**

#### **Automatic Page Write**

Page-mode write feature allows 1 to 32 bytes of data to be written into the EEPROM in a single write cycle. Following the initial byte cycle, an additional 1 to 31 bytes can be written in the same manner. Each additional byte load cycle must be started within 30  $\mu$ s of the preceding rising edge of the  $\overline{\text{WE}}$ . When  $\overline{\text{CE}}$  or  $\overline{\text{WE}}$  is high for 100  $\mu$ s after data input, the EEPROM enters write mode automatically and the input data are written into the EEPROM.

#### Data Polling

Data polling allows the status of the EEPROM to be determined. If EEPROM is set to read mode during a write cycle, an inversion of the last byte of data to be loaded outputs from I/O7 to indicate that the EEPROM is performing a write operation.

#### RDY/Busy Signal

RDY/ $\overline{Busy}$  signal also allows the status of the EEPROM to be determined. The RDY/ $\overline{Busy}$  signal has high impedance, except in write cycle and is lowered to  $V_{OL}$  after the first write signal. At the end of a write cycle, the RDY/ $\overline{Busy}$  signal changes state to high impedance.

#### WE, CE Pin Operation

During a write cycle, addresses are latched by the falling edge of  $\overline{WE}$  or  $\overline{CE}$  and data is latched by the rising edge of  $\overline{WE}$  or  $\overline{CE}$ .


#### Write/Erase Endurance and Data Retention Time

The endurance is  $10^5$  cycles in case of the page programming and  $3 \times 10^3$  cycles in case of byte programming (1% cumulative failure rate). The data retention time is more than 10 years when a device is page-programmed less than  $10^4$  cycles.

#### **Data Protection**


#### 1. Data Protection against Noise on Control Pins (CE, OE, WE) during Operation

During readout or standby, noise on the control pins may act as a trigger and turn the EEPROM to progam mode by mistake. To prevent this phenomenon, this device has a noise cancelation function that cuts noise if its width is 20 ns or less in program mode. Be careful not to allow noise of a width of more than 20 ns on the control pins.



#### 2. Data Protection at $V_{\text{CC}}$ On/Off

When  $V_{CC}$  is turned on or off, noise on the control pins generated by external circuits (CPU, etc.) may act as a trigger and turn the EEPROM to program mode by mistake. To prevent this unintentional programming, the EEPROM must be kept in an unprogrammable state while the CPU is in an unstable state.



In addition, when  $V_{CC}$  is turned on or off, the input level of on control pins must be held as shown in the table below.




X: Don't care.

 $V_{cc}$ : Pull-up to  $V_{cc}$  level  $V_{ss}$ : Pull-down to  $V_{ss}$  level.

### **Package Dimensions**


#### HN58C65P series (DP-28)

Unit: mm



HN58C65FP Series (FP-28D)

Unit: mm



#### HN58C65FP Series (FP-28DA)

Unit: mm

