## Features

## Half Bridge 500VDC Driver

- Maximum Rating 500V
- Ability to Interface and Drive Standard and Current Sensing N-Channel Power MOSFET/IGBT Devices
- Creation and Management of a Floating Power Supply for Upper Rail Drive
- Simultaneous Conduction Lockout
- Overcurrent Protection
- Single Low Current Bias Supply Operation
- Latch Immune CMOS Logic
- Peak Drive in Excess of 0.5A

The SP601 is a smart power high voltage integrated circuit (HVIC) optimized to drive MOS gated power devices in halfbridge topologies. It provides the necessary control and management for PWM motor drive, power supply, and UPS applications.

## Ordering Information

| PART <br> NUMBER | TEMPERATURE <br> RANGE | PACKAGE |
| :--- | :---: | :---: |
| SP601 | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 22 Lead Plastic DIP |

## Pinout

 SP601 (PDIP) TOP VIEWFunctional Block Diagram


Absolute Maximum Ratings Full Temperature Range, All Voltage Referenced to $V_{S S}$ Unless Otherwise Noted. Note 1, Note 2

## Thermal Information

| hermal Resistance, Junction-to-Ambient Plastic DIP Package | $\begin{gathered} \theta_{\mathrm{JA}} \\ 75^{\circ} \mathrm{C} / \mathrm{W} \end{gathered}$ |
| :---: | :---: |
| Maximum Package Power Dissipation at $\mathrm{T}_{\mathrm{A}}=+85^{\circ} \mathrm{C}, \mathrm{P}_{\mathrm{O}}$ |  |
| Operating Ambient Temperature Range | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ |
| Storage Temperature Range, TS | $40^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |
|  |  |

```
Low Voltage Power Supply, VBIAS (Note 1)............... . 18V 18C
Floating Low Voltage Boot Strap
    Power Supply to Phase, VBS
Low Voltage Signal Pins
```



```
    G1L, D1L, VDF, TOP, BOT
    CL2, TRIPU, G1U, G2U, D1U to Phase ....-0.5VDC to V VSS
High Voltage Pins
```



```
        (VBS},\mp@subsup{V}{\mathrm{ OUT, TRIPU, CL2, G2U and D1U: OV-18V Higher Than}}{
        Phase)
    Dynamic High Voltage Rating Phase,
```

$\qquad$

``` 10,000V/us DV \({ }_{\text {PHASE/DT }}\)
```

NOTES:

1. Care must be taken in the application of $\mathrm{V}_{\text {BIAS }}$ as not to impose high peak dissipation demands on a relatively small metallized noise dropping resistor ( $\mathrm{R}_{\mathrm{ND}}$ ). Prolonged high peak currents may result if $+15 \mathrm{~V}_{D C}$ is applied abruptly and/or if the local bypass capacitor $\mathrm{C}_{D D}$ is large. It is suggested that $\mathrm{C}_{D D}$ be $\leq 10$ MFD. If it is desirable to switch the $15 V_{D C}$ source or if a $C_{D D}$ is larger, additional series impedance may be required.
2. Consult factory for additional package offerings.

CAUTION: Stresses above those listed in "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress only rating and operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied.

Electrical Specifications ( $\mathrm{V}_{\mathrm{BIAS}}=15 \mathrm{~V}$, Pulsed $<300 \mathrm{~ms}$ ), Unless Otherwise Noted, All Parameters Referenced to $\mathrm{V}_{\text {SS }}$ Except TRIPU, CL2, G1U, D1U, and $\mathrm{V}_{\mathrm{BS}}$ Referenced to PHASE. $\mathrm{D}_{\mathrm{F}}: \mathrm{V}_{\mathrm{DF}}$ to $\mathrm{V}_{\mathrm{BS}}, \mathrm{C}_{\mathrm{F}}: \mathrm{V}_{\mathrm{BS}}$ to PHASE

| PARAMETER | SYMBOL | TEMP | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| DC CHARACTERISTICS |  |  |  |  |  |  |
| Input Current ( 5 V < $\mathrm{V}_{\text {TOP }}, \mathrm{V}_{\text {BOT }}, \mathrm{V}_{\text {TRIPSEL }}<15 \mathrm{~V}$ ) | In | $+25^{\circ} \mathrm{C}$ | - | 20 | 30 | $\mu \mathrm{A}$ |
|  |  | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | - | 30 | 33 | $\mu \mathrm{A}$ |
| ${ }^{\text {BIAS }}$ Quiescent Current (All Inputs Low) | $\mathrm{I}_{\text {BIAS }}$ | $+25^{\circ} \mathrm{C}$ | - | 1.7 | 2.05 | mA |
|  |  | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | - | 1.7 | 2.1 | mA |
| $I_{\text {BIAS }}$ Quiescent Current <br> ( $\mathrm{V}_{\text {OUT }} \geq \mathrm{V}_{\text {BIAS }}$, and All Inputs Low) | ${ }^{\text {IBIAS }}$ H | $+25^{\circ} \mathrm{C}$ | - | 1.7 | 2.05 | mA |
|  |  | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | - | 1.7 | 2.1 | mA |
| $\mathrm{I}_{\mathrm{BS}}$ Quiescent Current Bootstrap Supply | $\mathrm{I}_{\mathrm{BS}}$ | $+25^{\circ} \mathrm{C}$ | - | 875 | 1000 | $\mu \mathrm{A}$ |
|  |  | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | - | 900 | 1060 | $\mu \mathrm{A}$ |
| ENABLE Threshold Level | $\mathrm{V}_{\text {TOP }}$ | $+25^{\circ} \mathrm{C}$ | 7 | 8 | 9 | V |
|  |  | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 6.95 | 8 | 9.1 | V |
| UP/DN Threshold Level | $\mathrm{V}_{\text {BOT }}$ | $+25^{\circ} \mathrm{C}$ | 7 | 8 | 9 | V |
|  |  | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 6.95 | 8 | 9.1 | V |
| Current Trip Select Threshold Level | $\mathrm{V}_{\text {TRIPSEL }}$ | $+25^{\circ} \mathrm{C}$ | 7 | 8 | 9 | V |
|  |  | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 6.95 | 8 | 9.1 | V |
| Trip Lower and Upper Comparator Threshold Level - Normal (ITRIPSEL $=\mathrm{V}_{\text {SS }}$ ) | $\mathrm{V}_{\text {TRIP L/U }}$ | $+25^{\circ} \mathrm{C}$ | 90 | 105 | 125 | mV |
|  |  | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 90 | 105 | 127 | mV |
| Trip Lower and Upper Comparator Threshold Level - Boost (ITRIPSEL $=\mathrm{V}_{\mathrm{DD}}$ ) \% of Measured $\mathrm{V}_{\text {TRIP }} / \mathrm{U}_{\mathrm{N}}$ | $\mathrm{V}_{\text {TRIP L/UB }}$ | $+25^{\circ} \mathrm{C}$ | 110 | 130 | 150 | \% |
|  |  | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 109 | 130 | 152 | \% |
| Under Voltage Lockout Thresholds ( $\mathrm{V}_{\mathrm{DD}}$ and $\mathrm{V}_{\mathrm{BS}}$ ) | VLOCK | $+25^{\circ} \mathrm{C}$ | 9 | 10 | 11.5 | V |
|  |  | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 9.7 | 10.5 | 11.8 | V |
| Phase Out of Status Voltage Threshold (PHASE) | V OSVT | $+25^{\circ} \mathrm{C}$ | 5 | 7 | 9 | V |
|  |  | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 4.7 | 7 | 9.6 | V |
| Faultbar Impedance at $\mathrm{I}_{\text {FBAR }}=1 \mathrm{~mA}$ | RF | $+25^{\circ} \mathrm{C}$ | 500 | 760 | 1000 | $\Omega$ |
|  |  | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 450 | 760 | 1100 | $\Omega$ |

## SP601

Electrical Specifications ( $\mathrm{V}_{\mathrm{BIAS}}=15 \mathrm{~V}$, Pulsed $<300 \mathrm{~ms}$ ), Unless Otherwise Noted, All Parameters Referenced to $\mathrm{V}_{\mathrm{SS}}$ Except TRIPU, CL2, G1U, D1U, and $\mathrm{V}_{\mathrm{BS}}$ Referenced to PHASE. $\mathrm{D}_{\mathrm{F}}: \mathrm{V}_{\mathrm{DF}}$ to $\mathrm{V}_{\mathrm{BS}}, \mathrm{C}_{\mathrm{F}}: \mathrm{V}_{\mathrm{BS}}$ to PHASE (Continued)

| PARAMETER | SYMBOL | TEMP | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Upper/Lower Source Impedances (ISOURCE $=10 \mathrm{~mA}$ ) | RSO L/U | $+25^{\circ} \mathrm{C}$ | 12 | 17 | 23 | $\Omega$ |
|  |  | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 7 | 17 | 29 | $\Omega$ |
| Upper/Lower Sink Impedances (ISINK $=10 \mathrm{~mA}$ ) | $\mathrm{R}_{\text {SI LIU }}$ | $+25^{\circ} \mathrm{C}$ | 8 | 12 | 16 | $\Omega$ |
|  |  | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 5 | 12 | 20 | $\Omega$ |
| Bootstrap Supply Current Limiting Impedance | $\mathrm{R}_{\mathrm{BS}}$ | $+25^{\circ} \mathrm{C}$ | 2 | 3.5 | 5 | $\Omega$ |
|  |  | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 1.4 | 3.5 | 5.6 | $\Omega$ |
| Noise Dropping Resistor Impedance | $\mathrm{R}_{\mathrm{ND}}$ | $+25^{\circ} \mathrm{C}$ | 6 | 10 | 14 | $\Omega$ |
|  |  | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 5.4 | 10 | 14.6 | $\Omega$ |
| High Voltage Leakage ( $500 \mathrm{~V} \mathrm{~V}_{\mathrm{BS}}, \mathrm{V}_{\text {OUT }}$, PHASE, TRIP $_{\mathrm{U}}, \mathrm{CL2}, \mathrm{G} 1 \mathrm{U}, \mathrm{G} 2 \mathrm{U}$, and D1U to $\mathrm{V}_{\mathrm{SS}}$. All other Pins at $\mathrm{V}_{\mathrm{SS}}$ ) | ILK | $+25^{\circ} \mathrm{C}$ | - | 1 | 3 | $\mu \mathrm{A}$ |
| Miller Clamp Diodes; D1U and D1L ( $\mathrm{I}_{\mathrm{D}}=10 \mathrm{~mA}$ ) | $\mathrm{V}_{\text {D1U/L }}$ | $+25^{\circ} \mathrm{C}$ | 0.4 | 0.9 | 1.4 | V |
| Noise Clamping Zeners; CL2 and CL1 (Iz = 10mA) | $\mathrm{V}_{\mathrm{CL} 21 \text {-LOW }}$ | $+25^{\circ} \mathrm{C}$ | 6.35 | 6.61 | 6.85 | V |
|  |  | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 6.15 | 6.61 | 7.15 | V |
| Noise Clamping Zeners; CL2 and CL1 (Iz = 50mA) | $\mathrm{V}_{\mathrm{CL} 2 / 1-}$ <br> HIGH | $+25^{\circ} \mathrm{C}$ | 7.0 | 8.5 | 8.0 | V |
| $\mathrm{V}_{\text {OUT }}$ Limiting Resistance | $\mathrm{R}_{\mathrm{O}}$ | $+25^{\circ} \mathrm{C}$ | 2 | 3.5 | 5 | $\Omega$ |
|  |  | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 1.4 | 3.5 | 5.6 | $\Omega$ |

NOTE: Maximum Steady State $\div 15 \mathrm{~V}_{\mathrm{DC}}$ Supply Current $=\mathrm{I}_{\mathrm{BIAS}} \div \mathrm{I}_{\mathrm{BS}}$

Switching Specifications (All Referenced to $V_{S S}$, Except: TRIPU, Cl2, G1U, G2U, and D1U Referenced to PHASE. $D_{F}: V_{D F}$ to $V_{B S}, C_{F}: V_{B S}$ to PHASE)

| PARAMETER | SYMBOL | TEMP | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Refresh One Shot Timer | ${ }^{\text {t REF }}$ | $+25^{\circ} \mathrm{C}$ | 200 | 350 | 500 | $\mu \mathrm{s}$ |
|  |  | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 180 | 350 | 540 | $\mu \mathrm{s}$ |
| Delay Time of Trip I/U Voltage (ITRIPSEL low) to G2U/G2L Low (50\% Overdrive | $\mathrm{t}_{\text {OFF }}{ }_{\text {TN }}$ | $+25^{\circ} \mathrm{C}$ | 2 | 3 | 4 | $\mu \mathrm{s}$ |
|  |  | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 1.85 | 3 | 4.35 | $\mu \mathrm{s}$ |
| Delay Time of Trip I Voltage (ITRIPSEL low) to Faultbar Low | ${ }^{\text {t }}$ N | $+25^{\circ} \mathrm{C}$ | 2 | 3 | 4 | $\mu \mathrm{s}$ |
|  |  | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 1.85 | 3 | 4.35 | $\mu \mathrm{s}$ |
| Delay Time of Phase Out of Status to Faultbar Low (TOP High) | tosvF | $+25^{\circ} \mathrm{C}$ | 500 | 700 | 900 | ns |
|  |  | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 400 | 700 | 1050 | ns |
| Minimum Logic Input Pulse Width: TOP and BOTTOM | ${ }_{\text {t miniw }}$ | $+25^{\circ} \mathrm{C}$ | 300 | 430 | 600 | ns |
|  |  | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 275 | 430 | 660 | ns |
| Minimum G1U/G1L On Time | ${ }^{\text {toN }}$ | $+25^{\circ} \mathrm{C}$ | 1.6 | 2.3 | 3.1 | $\mu \mathrm{s}$ |
|  |  | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 1.5 | 2.4 | 3.4 | $\mu \mathrm{s}$ |
| Minimum Pulsed Off Time, G2U/G2L | toff | $+25^{\circ} \mathrm{C}$ | 1.3 | 2.0 | 3.4 | $\mu \mathrm{s}$ |
|  |  | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 1.05 | 2.1 | 3.9 | $\mu \mathrm{s}$ |
| Turn On Delay Time of G1U (BISTATE MODE) | ${ }^{\text {ton }}$ D | $+25^{\circ} \mathrm{C}$ | 2.5 | 3.2 | 4.5 | $\mu \mathrm{s}$ |
|  |  | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 2.1 | 3.3 | 5.2 | $\mu \mathrm{s}$ |
| Turn On Delay Time of G1L (BISTATE MODE) | ${ }^{\text {ton }}$ D | $+25^{\circ} \mathrm{C}$ | 2.5 | 3.2 | 4.5 | $\mu \mathrm{s}$ |
|  |  | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 2.1 | 3.3 | 5.2 | $\mu \mathrm{s}$ |
| Turn On Delay Time of G1U (THREE-STATE MODE) | $\mathrm{tON}_{\mathrm{D}}$ | $+25^{\circ} \mathrm{C}$ | 0.75 | 1.0 | 1.5 | $\mu \mathrm{s}$ |
|  |  | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 0.60 | 1.1 | 1.75 | $\mu \mathrm{S}$ |

## SP601

Switching Specifications (All Referenced to $\mathrm{V}_{\mathrm{SS}}$, Except: TRIPU, Cl2, G1U, G2U, and D1U Referenced to PHASE. $D_{F}: V_{D F}$ to $V_{B S}, C_{F}: V_{B S}$ to PHASE) (Continued)

| PARAMETER | SYMBOL | TEMP | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Turn On Delay Time of G1L (THREE-STATE MODE) | ${ }^{\text {ton }}$ D | $+25^{\circ} \mathrm{C}$ | 0.75 | 1.0 | 1.5 | $\mu \mathrm{s}$ |
|  |  | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 0.60 | 1.1 | 1.75 | $\mu \mathrm{s}$ |
| Turn Off Delay Time of G2U and G2L | $\mathrm{tOFF}_{\mathrm{D}}$ | $+25^{\circ} \mathrm{C}$ | 0.75 | 1.0 | 1.45 | $\mu \mathrm{s}$ |
|  |  | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 0.60 | 1.1 | 1.75 | $\mu \mathrm{s}$ |
| Minimum Dead Time: G1U OFF to G1L ON, or G1L off to G1U on (BISTATE MODE) | ${ }^{\text {D. T. }}$ | $+25^{\circ} \mathrm{C}$ | 1.5 | 2.5 | 3.5 | $\mu \mathrm{s}$ |
|  |  | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 1.2 | 2.6 | 4 | $\mu \mathrm{s}$ |
| Fault Reset Delay to Clear Faultbar | ${ }_{\text {tR.T. }}$ | $+25^{\circ} \mathrm{C}$ | 3.4 | 4.5 | 6.6 | $\mu \mathrm{s}$ |
|  |  | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 3.15 | 4.8 | 7.4 | $\mu \mathrm{s}$ |
| Rise Time of Upper and Lower Driver (Load = 2000pF) | $t_{R} \mathrm{U} / \mathrm{L}$ | $+25^{\circ} \mathrm{C}$ | 25 | 50 | 100 | ns |
|  |  | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 15 | 50 | 115 | ns |
| Fall Time of Upper and Lower Driver (Load = 2000pF) | $t_{\text {F U/L }}$ | $+25^{\circ} \mathrm{C}$ | 25 | 50 | 100 | ns |
|  |  | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 15 | 50 | 115 | ns |

Recommended Operating Conditions and Functional Pin Description (All Voltages Referenced to $\mathrm{V}_{\mathrm{SS}}$, Unless Otherwise Noted. See Figure 1)

| PARAMETER | CONDITION |
| :---: | :---: |
| FAULTBAR | Open Drain Fault Indicator Output |
| ITRIPSELECT | Digital Input Command to Increase TRIP ${ }_{\text {L }}$ and TRIPU Threshold by 30\% |
| $\mathrm{V}_{\text {BIAS }}$ | 14.5 V to 16.5 V with 15 V nominal, $\cong 1.5 \mathrm{~mA}$ DC BIAS Current |
| $V_{\text {DD }}$ | $\mathrm{C}_{\text {DD }}$ to $\mathrm{V}_{S S}$ |
| $\mathrm{V}_{\text {SS }}$ | COMMON |
| TRIP I | 100 mV Signal to Shut Off LOWER Drive and Trigger a Fault Output |
| CL1 | Lower Noise Clamp Zener |
| G2L and G1L | Low Impedance Driver Designed to Drive Power MOS Transistors (LOWER) |
| $\mathrm{V}_{\mathrm{DF}}$ | Current Limiting Charging Resistor for Bootstrap Capacitor Power Supply |
| $\mathrm{V}_{\text {BS }}$ | Bootstrap Supply, Normally a Diode Drop Below V ${ }_{\text {DD }}$ Voltage with Respect to the Floating PHASE Reference |
| V OUT | Load Connection Node |
| PHASE | Floating Reference Point for High Side Control Circuitry: V ${ }_{\text {BS }}$, TRIPU, CL2, G1U, G2U and D1U |
| TRIPu | 100 mV Signal, Referenced to PHASE, to Shut Off UPPER Drive |
| CL2 | Upper Noise Clamp Zener |
| G2U and G1U | Low Impedance Driver Designed to Drive Power MOS Transistors (UPPER) |
| ENABLE | Digital Input to ENABLE the UP/DN Command to Turn on Top/Bottom Devices |
| UP/DN | Digital Input to Top/Bottom Device (If ENABLE is High) |
| D1U | Miller Clamp UPPER to $\mathrm{V}_{\mathrm{BS}}$ |
| D1L | Miller Clamp LOWER to $\mathrm{V}_{\mathrm{DD}}$ |

## Timing Diagram



THREE-STATE MODE SLOWER THAN REFRESH ONE SHOT TIMER
BISTATE MODE SLOWER THAN REFRESH ONE SHOT TIMER
NOTE: BOT switching not relevant.
Typical Circuit Configuration
TRUTH TABLE
Applicable to Typical Circuit Configuration (Figure 1)

| INPUTS |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| UP/DN | ENABLE | TRIP | TRIP |  | OUTPUTS |  |  |  |
| 0 | 0 | 0 | X | X | 1 | 0 | 0 | 1 |
| 1 | 1 | 0 | 0 | 1 | 1 | 1 | 0 | 1 |
| 1 | 1 | 0 | 1 | 1 | 1 | 0 | 0 | 0 |
| 1 | 1 | 0 | X | 0 | 1 | 0 | 0 | 0 |
| X | X | 1 | X | X | 1 | 0 | 0 | 0 |
| 0 | 1 | 0 | X | X | 1 | 0 | 1 | 1 |
| 1 | 0 | 0 | X | X | 1 | 0 | 0 | 1 |
| X | X | X | X | X | 0 | 0 | 0 | 0 |

NOTE: $0=$ False, $1=$ True, $X=$ Don't Care


FIGURE 1. TYPICAL CIRCUIT CONFIGURATION

| LEGEND |  |  |
| :--- | :---: | :--- |
| Application Specific | $R_{C U}$ | Upper Gate Charging Resistor |
| Application Specific | $R_{D U}$ | Upper Gate Discharge Resistor |
| Application Specific | $R_{P U}$ | Upper Current Pilot Resistor |
| Application Specific | $R_{C L}$ | Lower Gate Charging Resistor |
| Application Specific | $R_{D L}$ | Lower Gate Discharging Resistor |
| Application Specific | $R_{P L}$ | Lower Current Pilot Resistor |
| $3 \mu \mathrm{~F}$ at $\geq 15$ DC | $\mathrm{C}_{\mathrm{DD}}$ | Local LV Filter Capacitor |
| $0.22 \mu \mathrm{~F}$ Ceramic $\mathrm{X7R}$ at $\geq 15 \mathrm{~V}_{\mathrm{DC}}$ | $\mathrm{C}_{\mathrm{F}}$ | Flying Capacitor for Bootstrap Supply |
| Intersil P/N A114M or Equiv PRV $\geq \mathrm{V}_{\text {LINK }}$ | $\mathrm{D}_{\mathrm{F}}$ | Flying Diode for Bootstrap Supply |

NOTE: Refer to 'Additional Product Offerings' for information concerning power output devices.

The SP601 provides a flexible, digitally controlled power function which is intended to be used as PWM drivers of N-Channel MOSFETs and/or IGBTs for up to 240VAC line rectified totem-pole applications. The CMOS driveable inputs are filtered and captured by the control logic to determine the output state. The logic includes fixed timing to prohibit simultaneous conduction of the external power switches and, thru the VOUT sense detector, verifies the output voltage state is in agreement with the controlled inputs. The $>11 \mathrm{~V}_{\text {DC }}$ floating power supply required to drive the upper rail external power device is created and managed by the HVIC through $C_{F}$ and $D_{F}$. This capacitor is refreshed from the $\mathrm{V}_{\mathrm{DD}}$ supply each time $\mathrm{V}_{\text {OUT }}$ goes low. If the upper channel is commanded on for a long period of time, the bootstrap capacitor $C_{F}$ is automatically refreshed by bringing $V_{\text {OUT }}$ low. This is accomplished by turning off the upper rail MOSFET/IGBT, momentarily turning on the lower rail output device, followed by returning control back to the upper switch. Otherwise, $\mathrm{C}_{\mathrm{F}}$ would gradually deplete its charge allowing the upper switch to come out of saturation. The upper and lower gate drivers allow for controlled charge and discharge rates as well as facilitate the use of nearly lossless current sensing power MOS devices. The over current trip level can be boosted $30 \%$ on a pulse by pulse basis by logic level ' 1 ' applied to ITRIPSELECT. A FAULT output signal is generated when any of the following occurs:

```
V bias is low
Over current is detected
V phase doesn't agree with the input signal
```

Reset of $\overline{\text { FAULT }}$ is provided by externally removing power or by holding the ENABLE input low for the required reset time ( $\mathrm{rrt}_{\mathrm{MAX}}$ ).

Each application can be individually optimized by the selection of external components tailored to ensure proper overall system operation including:

Determining the ratings and sizing of MOSFETs and IGBTs, mixed or matched, as well as flyback diodes (FBD).

The selection of separate gate charge ( $\mathrm{R}_{\mathrm{C}}$ ) and discharge $\left(R_{D}\right)$ impedance chosen per the load capacitance, frequency of operation, and $D_{1} / D_{T}$ dependent recovery characteristics of the associated FBDs. $R_{D}$ should also be sized to prevent simultaneous bridge conduction by ensuring gate discharge in the allotted turn off pulse width (toff MIN).
The selection of over current detection resistors ( $R_{P}$ ), compatible with current sense MOSFETs/IGBTs or shunt(s) may be used.

For the floating bootstrap supply $D_{F}$ and $C_{F}$ must be determined. $D_{F}$ must support the worse case system bus voltage and handle the charging currents of $C_{F}$. Proper selection should take into consideration $T_{R R}$ and $T_{F R}$ per the desired operating frequency. Proper selection of $C_{F}$ is a trade off between the minimum ton time of the lower rail to charge up the capacitor, the amount of charge transfer required by the load, and cost. Due to automatic refresh the capacitor is replenished every $350 \mu \mathrm{~s}$ TYP (or even sooner if the UP/DN input switches at a faster repetition rate).

The local filter capacitor ( $C_{D D}$ ) should be sized sufficiently large enough to transfer the charge to $\mathrm{C}_{\mathrm{F}}$ without causing a significant droop in $\mathrm{V}_{\mathrm{DD}}$. As a rule of thumb it should be at least 10 times larger than $C_{F}$ and be located adjacent to the $\mathrm{V}_{\mathrm{DD}}$ and $\mathrm{V}_{\mathrm{SS}}$ pins to minimize series resistance and inductance.

Refer to Application Note AN8829 for more details about module operation and selection of external components.

